 | Monter d'un niveau |
Beltrame, G., Nicolescu, G., & Fossati, L. (2017). Modeling multiprocessor real-time systems at transaction level. Dans Real-Time Simulation Technologies: Principles, Methodologies, and Applications (243-258). Lien externe
Beltrame, G., Nicolescu, G., & Fossati, L. (2012). Modeling Multiprocessor Real-Time Systems at Transaction Level. Dans Real-Time Simulation Technologies (Vol. 13, 243-258). Lien externe
Bettarelli, F., Ciavattini, E., Lattanzi, A., Beltrame, G., Ferrandi, F., Fossati, L., Pilato, C., Sciuto, D., Meeuws, R. J., Ostadzadeh, S. A., Nawaz, Z., Lu, Y., Marconi, T., Sabeghi, M., Mihai Sima, V., & Sigdel, K. (2011). Extensions of the hArtes Tool Chain. Dans Hardware/Software Co-design for Heterogeneous Multi-core Platforms (193-229). Lien externe
Beltrame, G., Fossati, L., & Sciuto, D. (2010). Decision-theoretic design space exploration of multiprocessor platforms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29(7), 1083-1095. Lien externe
Beltrame, G., Fossati, L., & Sciuto, D. (avril 2009). A real-time application design methodology for MPSoCs [Communication écrite]. Design, Automation & Test in Europe Conference & Exhibition (DATE 2009), Nice, France. Lien externe
Beltrame, G., Fossati, L., & Sciuto, D. (2009). ReSP: a nonintrusive transaction-level reflective MPSoC simulation platform for design space exploration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28(12), 1857-69. Lien externe
Beltrame, G., Fossati, L., & Sciuto, D. (juin 2008). High-Level Modeling and Exploration of Reconfigurable MPSoCs [Communication écrite]. NASA/ESA Conference on Adaptive Hardware and Systems (2008 AHS), Noordwijk, Netherlands. Lien externe
