<  Back to the Polytechnique Montréal portal

Items where Author is "Chiesa, Carlo"

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Jump to: C | L | M
Number of items: 5.

C

Ciccarelli, L., Chiesa, C., Lodi, A., Giansante, R., Toma, M., & Campi, F. (2008). Switch block and corresponding switch matrix, in particular for FPGA architectures. (Patent no. US7463055). External link

L

Lodi, A., Giansante, R., Chiesa, C., Ciccarelli, L., Campi, F., & Toma, M. (2004, August). Compact buffered routing architecture [Paper]. 14th International Conference on Field-Programmable Logic and Applications (FPL 2004), Leuven, Belgium. External link

Lodi, A., Giansante, R., Chiesa, C., Ciccarelli, L., Toma, M., & Campi, F. (2004, February). Routing architecture for multi-context FPGAs [Paper]. 12th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA 2004), Monterey, CA, USA. External link

Lodi, A., Chiesa, C., Campi, F., & Toma, M. (2003, May). A flexible LUT-based carry chain for FPGAs [Paper]. IEEE International Symposium on Circuits and Systems (ISCAS 2003), Bangkok, Thailand. External link

M

Mucci, C., Chiesa, C., Lodi, A., Toma, M., & Campi, F. (2003, November). A C-based algorithm development flow for a reconfigurable processor architecture [Paper]. 5th International Symposium on System-on-Chip (SoC 2003), Tampere, Finland. External link

List generated on: Sun Apr 27 06:10:46 2025 EDT