 | Monter d'un niveau |
Benyoussef, M., Boland, J.-F., Nicolescu, G., Bois, G., & Hugues, J. (février 2014). Design space exploration: bridging the gap between high-level models and virtual execution platforms [Communication écrite]. Embedded Real Time System and Software Congress (ERTS2 2014), Toulouse, France (10 pages). Lien externe
Chureau, A., Savaria, Y., Boland, J.-F., Zilic, Z., Thibeault, C., & Gagnon, F. (juin 2006). Building heterogeneous functional prototypes using articulated interfaces [Communication écrite]. 4th IEEE International Northeast Workshop on Circuits and Systems (NEWCAS 2006), Gatineau, Que., Canada. Lien externe
Robache, R., Boland, J.-F., Thibeault, C., & Savaria, Y. (juin 2013). A methodology for system-level fault injection based on gate-level faulty behavior [Communication écrite]. 11th IEEE International New Circuits and Systems Conference (NEWCAS 2013), Paris, France. Lien externe
