Reduction methods for adapting optical network on chip topologies to 3D architectures

Sébastien Le Beux, Ian O'Connor, Gabriela Nicolescu, Guy Bois and Pierre Paulin

Article (2013)

An external link is available for this item

Department:	Department of Computer Engineering and Software Engineering
Research Center:	GR2M - Microelectronics and Microsystems Research Group
PolyPublie URL:	https://publications.polymtl.ca/13592/
Journal Title:	Microprocessors and Microsystems (vol. 37, no. 1)
Publisher:	Elsevier
DOI:	10.1016/j.micpro.2012.11.001
Official URL:	https://doi.org/10.1016/j.micpro.2012.11.001
Date Deposited:	18 Apr 2023 15:09
Last Modified:	25 Sep 2024 15:50

Cite in APA 7:	Le Beux, S., O'Connor, I., Nicolescu, G., Bois, G., & Paulin, P. (2013). Reduction methods for adapting optical network on chip topologies to 3D architectures. Microprocessors and Microsystems, 37(1), 87-98. https://doi.org/10.1016/j.micpro.2012.11.001
APA 7 (HTML)ASCII CitationAtomBibTeXDOIsDublin CoreEndNote (.ENW)MARC (ISO 2709/UTF-8) (.MRC)MARC (UTF-8) (.MRK8)MARC XMLMPEG-21 DIDLMultiline CSVOAI-ORE Resource Map (Atom Format)OPENAIREOpenURL ContextObjectOpenURL ContextObject in SpanRDF+N-TriplesRDF+N3RDF+XMLReferReference Manager (.RIS)Simple Metadata

Statistics

Repository Staff Only