<  Back to the Polytechnique Montréal portal

A probabilistically analysable cache implementation on FPGA

Hassan Anwar, Chen Chao and Giovanni Beltrame

Paper (2015)

An external link is available for this item
Department: Department of Computer Engineering and Software Engineering
ISBN: 9781479988938
PolyPublie URL: https://publications.polymtl.ca/11331/
Conference Title: 13th IEEE International New Circuits and Systems Conference (NEWCAS 2015)
Conference Location: Grenoble, France
Conference Date(s): 2015-06-07 - 2015-06-10
Publisher: IEEE
DOI: 10.1109/newcas.2015.7181984
Official URL: https://doi.org/10.1109/newcas.2015.7181984
Date Deposited: 18 Apr 2023 15:06
Last Modified: 08 Apr 2025 12:21
Cite in APA 7: Anwar, H., Chao, C., & Beltrame, G. (2015, June). A probabilistically analysable cache implementation on FPGA [Paper]. 13th IEEE International New Circuits and Systems Conference (NEWCAS 2015), Grenoble, France (4 pages). https://doi.org/10.1109/newcas.2015.7181984

Statistics

Dimensions

Repository Staff Only

View Item View Item