Documents dont l'auteur est "Vakili, Shervin"

Pour citer ou exporter
Nombre de documents: 18

Auteur ou autrice

Vaziri, M., Vakili, S., & Langlois, J. M. P. (juillet 2024). Accuracy-Aware Low-Complexity Deep Learning Models for Automatic Modulation Recognition [Communication écrite]. International Conference on Computing, Internet of Things and Microwave Systems (ICCIMS 2024), Gatineau, QC, Canada. Lien externe

Vakili, S., Vaziri, M., Zarei, A., & Langlois, J. M. P. (2024). DyRecMul: Fast and Low-Cost Approximate Multiplier for FPGAs using Dynamic Reconfiguration. ACM Transactions on Reconfigurable Technology and Systems. Lien externe

Vaziri, M., Vakili, S., Rahimifar, M. M., & Langlois, J. M. P. (septembre 2024). HENNC: Hardware Engine for Artificial Neural Network-Based Chaotic Oscillators [Communication écrite]. IEEE High Performance Extreme Computing Conference (HPEC 2024), Wakefield, MA, USA. Lien externe

Ahmadi, M., Vakili, S., & Langlois, J. M. P. (2021). CARLA: A Convolution Accelerator with a Reconfigurable and Low-Energy Architecture. IEEE Transactions on Circuits and Systems I: Regular Papers, 68(8), 3184-3196. Lien externe

Ahmadi, M., Vakili, S., & Langlois, J. M. P. (juin 2020). Heterogeneous distributed SRAM configuration for energy-efficient deep CNN accelerators [Communication écrite]. 18th IEEE International New Circuits and Systems Conference (NEWCAS 2020), Montréal, Québec. Lien externe

Ahmadi, M., Vakili, S., & Langlois, J. M. P. (juin 2020). An energy-efficient accelerator architecture with serial accumulation dataflow for deep CNNs [Communication écrite]. 18th IEEE International New Circuits and Systems Conference (NEWCAS 2020), Montréal, Québec. Lien externe

Vakili, S., Langlois, J. M. P., Savaria, Y., & Manjikian, N. (2018). Enhanced Bloom filter utilisation scheme for string matching using a splitting approach. IET Communications, 12(7), 868-875. Lien externe

Ahmadi, M., Vakili, S., Langlois, J. M. P., & Gross, W. J. (juin 2018). Power Reduction in CNN Pooling Layers with a Preliminary Partial Computation Strategy [Communication écrite]. 16th IEEE International New Circuits and Systems Conference (NEWCAS 2018), Montréal, Québec. Lien externe

Sarbishei, I., Vakili, S., Langlois, J. M. P., & Savaria, Y. (mai 2017). Scalable memory-less architecture for string matching with FPGAs [Communication écrite]. IEEE International Symposium on Circuits and Systems (ISCAS 2017), Baltimore, MD. Lien externe

Vakili, S., Langlois, J. M. P., & Bois, G. (2016). Accuracy-aware processor customisation for fixed-point arithmetic. IET Computers and Digital Techniques, 10(1), 1-11. Lien externe

Vakili, S., Langlois, J. M. P., Boughzala, B., & Savaria, Y. (mars 2016). Memory-efficient string matching for intrusion detection systems using a high-precision pattern grouping algorithm [Communication écrite]. 12th ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS 2016), Santa Clara, California. Lien externe

Vakili, S., Langlois, J. M. P., & Bois, G. (juin 2015). Designing Customized Microprocessors for Fixed-Point Computation [Communication écrite]. NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2015), Montréal, Québec. Lien externe

Vakili, S. (2014). Accuracy-Guaranteed Fixed-Point Optimization in Hardware Synthesis and Processor Customization [Thèse de doctorat, École Polytechnique de Montréal]. Disponible

Vakili, S., Langlois, J. M. P., & Bois, G. (2013). Enhanced precision analysis for accuracy-aware bit-width optimization using affine arithmetic. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 32(12), 1853-1865. Lien externe

Vakili, S., Langlois, J. M. P., & Bois, G. (mai 2013). Finite-precision error modeling using affine arithmetic [Communication écrite]. 38th IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2013), Vancouver, BC, Canada. Lien externe

Vakili, S., Langlois, J. M. P., & Bois, G. (2013). Customised soft processor design: A compromise between architecture description languages and parameterisable processors. IET Computers and Digital Techniques, 7(3), 122-131. Lien externe

Vakili, S., Gil, D. C., Langlois, J. M. P., Savaria, Y., & Bois, G. (décembre 2011). Customized embedded processor design for global photographic tone mapping [Communication écrite]. 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2011), Beirut, Lebanon. Lien externe

Directeur ou directrice de recherche

Vaziri, M. (2024). Improving the Efficiency of Deep Learning Model Implementations Using Hardware Aware Design Techniques [Mémoire de maîtrise, Polytechnique Montréal]. Disponible

Liste produite: Thu Oct 15 03:53:39 2026 EDT.