<  Back to the Polytechnique Montréal portal

Browse by Author

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Number of items: 3.

Dissertation or Thesis

Benacer, I. (2019). Fast, Scalable, and Flexible C++ Hardware Architectures for Network Data Plane Queuing and Traffic Management. (PhD thesis, Polytechnique Montréal).


Benacer, I., Boyer, F.-R. & Savaria, Y. (2019). HPQS: A fast, high-capacity, hybrid priority queuing system for high-speed networking devices. IEEE Access, 7, p. 130672-130684.

Benacer, I., Boyer, F.-R. & Savaria, Y. (2019). A high-speed, scalable, and programmable traffic manager architecture for flow-based networking. IEEE Access, 7, p. 2231-2243.

This list was generated on Tue Aug 9 01:59:40 2022 EDT.